Reconfigurable logic for carry-out computing in 1-bit full adder using a single magnetic tunnel junction

  • Bae, Gi Yoon; 
  • Hwang, Yechan; 
  • Lee, Sangmin; 
  • Kim, Taewan; 
  • Park, Wan jun
Citations

WEB OF SCIENCE

2
Citations

SCOPUS

3

초록

We propose a method for reconfigurable logic using a single magnetic tunnel junction (MTJ) as the main computing element in the single-gate architecture. The introduction of the MTJ to reconfigurable computing provides advantages in layout efficiency, power consumption, and the device variation problem. In this study, we present a three-terminal MTJ implemented by two inputs (ampere magnetic field and spin torque-transfer current) acting as a logic element that performs the Boolean logic functions of NAND and NOR with corresponding programmable input values in a fixed architecture. In addition, the reconfigurable functionality is confirmed through demonstration of carry-out computing across the operator built with single-MTJ logic architecture.

키워드

Reconfigurable logic; Magnetic tunnel junction (MTJ); Adders; Architecture; Carry logic; Computation theory; Computer circuits; Energy efficiency; Green computing; Magnetism; Reconfigurable architectures; Reconfigurable hardware; Tunnel junctions; Boolean logic functions; Computing element; Device variations; Logic architecture; Magnetic tunnel junction; Reconfigurable computing; Reconfigurable logic; Spin torque transfer; Magnetic devices
제목
Reconfigurable logic for carry-out computing in 1-bit full adder using a single magnetic tunnel junction
저자
Bae, Gi Yoon; Hwang, Yechan; Lee, Sangmin; Kim, Taewan; Park, Wan jun
DOI
10.1016/j.sse.2019.02.001
발행일
2019-04
유형
Article
저널명
Solid-State Electronics
권
154
페이지
16 ~ 19