Asymmetric Read Bias for Alleviating Cell-to-Cell Interference in 3D NAND Flash Memory

Citations

WEB OF SCIENCE

2
Citations

SCOPUS

3

초록

In this paper, we investigated cell-to-cell interference at read operation in scaling of 3D NAND flash memory and proposed a new read scheme to alleviating this issue. First, we confirmed the cell-to-cell interference according to each pattern. As a result, EEP pattern had more interference than the PEE pattern, because the PEE pattern was affected by the BL bias. It leads to conduction energy distortion of the selected cell, which was more severe at EEP pattern. Second, with scaling, conduction energy decreases, and it leads to more severe the interference issue. Finally, to solve this problem, asymmetric read bias was proposed, and it was confirmed that the pattern dependence of the cell-to-cell interference can be reduced. Compared with the conventional, the proposed read scheme reduces the difference in Vth shift value from 0.11V to 0.07V.Therefore, the proposed read scheme is expected to alleviate cell-to-cell interference in the scaling structure of the 3D NAND flash memory.

키워드

3D NAND flash memoryinterferencenon-volatile memory (NVM)read operationscalingThree-dimensional displays , Nonvolatile memory , Interference , Logic gates , Distortion , Silicon , Reliabilitydistortion , flash memories , interference suppression , NAND circuits , three-dimensional integrated circuits
제목
Asymmetric Read Bias for Alleviating Cell-to-Cell Interference in 3D NAND Flash Memory
저자
Sim, Jae-MinSong, Yun-Heub
DOI
10.1109/TENSYMP52854.2021.9550809
발행일
2021-08
유형
Proceedings Paper
저널명
2021 IEEE REGION 10 SYMPOSIUM (TENSYMP)
페이지
1 ~ 4