ScholarWorks@한양대학교

상세 보기

An Efficient Check Node Operation Circuit for Min-Sum Based LDPC Decoder

제목
An Efficient Check Node Operation Circuit for Min-Sum Based LDPC Decoder
저자
정기석
발행일
2014-06-25
학회명
The 18th International Symposium on Consumer Electronics
개최지
제주

ScholarWorks@한양대학교

(04763) 서울특별시 성동구 왕십리로 222 Tel. +82-2-2220-1370 +82-2-2220-1366

COPYRIGHT © 한양대학교 All Rights Reserved.

Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.

You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.