Improved Neutral Point Voltage Balancing Control with Time Delay Compensation and Anti-Windup Loop for a 3-Level NPC Inverter

초록

This paper proposes an improved neutral point voltage balancing control (NPVBC) with time delay compensation and an anti-windup loop based on a dynamic change limit for a three-level neutral point clamped (NPC) voltage source inverter (VSI). NPVBC is essential for a three-level NPC inverter since it has a separate DC link. In an NPVBC based on carrier-based PWM, the NP voltage is regulated by synthesizing the NP current. The conventional NP voltage balancing controller is designed as a PI controller, however, time delays due to the digital control and PWM, and anti-windup loop were not considered despite the fact that digital control delay disturbs the accurate synthesis of NP current and the windup phenomenon may appear on the regulator since synthesizable NP current range can be limited by operating condition. To solve these problems, this paper proposes improvement methods for NPVBC with digital delay compensation and an anti-windup loop based on CBPWM. Analysis on the effect of digital delay is described, and the time delays compensation method is proposed. Furthermore, an NP voltage balancing controller with an anti-windup loop is proposed along with an analysis of the synthesizable NP current range. With the proposed method, NP voltage ripples can be reduced, and control stability of the NPVBC can be greatly improved by preventing the windup up phenomenon, that may occur when the inverter output is insufficient. To verify the proposed methods, simulations and experiments including elevator tower test were conducted, and the results verify the effectiveness of the proposed methods.

키워드