Statistical Models of Overdispersed Spatial Defects for Predicting the Yield of Integrated Circuits

Citations

WEB OF SCIENCE

5
Citations

SCOPUS

6

초록

Defects generated in semiconductor manufacturing processes have serious effects on the yield of integrated circuits (ICs). Accurate modeling of the defect counts on IC chips is crucial for predicting the yield. The conventional Poisson yield model tends to underestimate the true yield by ignoring overdispersed patterns of defects on the wafer. This article uses various models based on the generalized Poisson (GP) distribution and/or HZ distributions to explore the overdispersed defect counts on semiconductor wafers. Real wafer map data are used to compare the performance of both nonregression and regression modeling approaches in terms of the log-likelihood, AIC, and relative bias for yield estimation. Analytical results indicate that the GP distribution is a competitive alternative to the negative binomial (NB) distribution for modeling defect counts on IC chips because the GP distribution can model overdispersion, underdispersion, or no dispersion. In particular, HZ models based on the NB and GP distributions show good potential for predicting the yield of IC chips on wafers.

키워드

Integrated circuit modelingSemiconductor device modelingPredictive modelsDispersionManufacturingClustered defectsgeneralized Poisson (GP) distributionhurdle-at-zero (HZ) modelsmaximum likelihood estimationprediction of IC yieldzero-inflated modelsZERO-INFLATED POISSONREGRESSIONCOUNTS
제목
Statistical Models of Overdispersed Spatial Defects for Predicting the Yield of Integrated Circuits
저자
Yuan, TaoBae, Suk JooKuo, Yue
DOI
10.1109/TR.2019.2943925
발행일
2020-06
유형
Article
저널명
IEEE Transactions on Reliability
69
2
페이지
510 ~ 521