1-D PE 어레이로 컨볼루션 연산을 수행하는 저전력 DCNN 가속기

Power-Efficient DCNN Accelerator Mapping Convolutional Operation with 1-D PE Array

초록

In this paper, we propose a novel method of performing convolutional operations on a 2-D Processing Element(PE) array. The conventional method [1] of mapping the convolutional operation using the 2-D PE array lacks flexibility and provides low utilization of PEs. However, by mapping a convolutional operation from a 2-D PE array to a 1-D PE array, the proposed method can increase the number and utilization of active PEs. Consequently, the throughput of the proposed Deep Convolutional Neural Network(DCNN) accelerator can be increased significantly. Furthermore, the power consumption for the transmission of weights between PEs can be saved. Based on the simulation results, the performance of the proposed method provides approximately 4.55%, 13.7%, and 2.27% throughput gains for each of the convolutional layers of AlexNet, VGG16, and ResNet50 using the DCNN accelerator with a (weights size) x (output data size) 2-D PE array compared to the conventional method. Additionally the proposed method provides approximately 63.21%, 52.46%, and 39.23% power savings.

키워드

FPGADeep Convolutional Neural NetworkAcceleratorProcessing ElementData Reuse
제목
1-D PE 어레이로 컨볼루션 연산을 수행하는 저전력 DCNN 가속기
제목 (타언어)
Power-Efficient DCNN Accelerator Mapping Convolutional Operation with 1-D PE Array
저자
이정혁한상욱최승원
DOI
10.17662/ksdim.2022.18.2.017
발행일
2022-06
저널명
(사)디지털산업정보학회 논문지
18
2
페이지
17 ~ 26