Reduced gate interference using virtual ground plane in 3-D vertical gate NAND Falsh memory

제목
Reduced gate interference using virtual ground plane in 3-D vertical gate NAND Falsh memory
저자
이승백
발행일
2010-07-27
학회명
30th International Conference on the Physics of Semiconductors(ICPS2010)
개최지
서울