High performance DRAM architecture with split row buffer

초록

In dynamic random access memory (DRAM)-based main memory, access latency is a key performance metric. Commonly, the access latency is improved by employing row buffers that store the most recently accessed row data. However, if a new request tries to access a different row address from that in the row buffer, which is a row buffer conflict, the access latency is significantly increased. In a heterogeneous multi-core system, row buffer conflicts occur frequently because various types of processors with different access patterns share the main memory. A novel DRAM architecture that hides the latency penalty due to row buffer conflicts is proposed. The key idea is that read or write commands serviced during activate and precharge operations for different rows in the same bank are carried out by splitting the row buffer into two buffers. Experimental results show that the proposed DRAM architecture achieves up to 16% higher system performance for memory-intensive applications compared with a conventional DRAM architecture.

키워드