Nanoscale Two-Bit/Cell NAND Silicon-Oxide-Nitride-Oxide-Silicon Devices with a Separated Double-Gate Saddle-Type Structure

  • Park, Sang Su
  • You, Joo Hyung
  • Kwack, Kae Dal
  • Kim, Tae Whan
Citations

WEB OF SCIENCE

0
Citations

SCOPUS

0

초록

Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon flash memory devices based on a separated double-gate (SDG) saddle structure with a recess channel region had two different doping regions in silicon-fin channel to operate two-bit per cell. A simulation results showed that the short channel effect, the cross-talk problem between cells, and the increase in threshold voltage distribution were minimized, resulting in the enhancement of the scaling-down characteristics and the program/erase speed.

키워드

NAND Flash MemorySaddleDouble-GateSONOSTwo-Bit/CellNVMHIGH-SPEEDMEMORIESNVM
제목
Nanoscale Two-Bit/Cell NAND Silicon-Oxide-Nitride-Oxide-Silicon Devices with a Separated Double-Gate Saddle-Type Structure
저자
Park, Sang SuYou, Joo HyungKwack, Kae DalKim, Tae Whan
DOI
10.1166/jnn.2011.3373
발행일
2011-02
유형
Article; Proceedings Paper
저널명
Journal of Nanoscience and Nanotechnology
11
2
페이지
1337 ~ 1341