ASiPEC: An application specific instruction-set processor for high performance entropy coding

  • Choi, Seung-Hyun
  • Park, Neungsoo
  • Song, Yong Ho
  • Lee, Seong-Won
Citations

SCOPUS

1

초록

Entropy coding becomes a performance bottle neck in video codecs because it requires a large amount of bitwise computation. Many video systems accelerate the coding process by implementing it as a hardwired accelerator or by executing it on an extra general-purpose processor to meet performance requirement. However, the variety of video formats causes a high degree of complication to a hardwired accelerator, which increases implementation cost and complexity. When an extra processor is used for the coding process, the property of using variable-length operands in the coding process significantly causes computation inefficiency. This paper presents a novel processor architecture which provides an instruction set suitable for efficient execution of entropy coding process as well as supports for multiple video formats.

키워드

Application specific instruction set processor (ASIP)Entropy codingVideo codecApplication specific integrated circuitsBottlesComplex networksComputer architectureEmbedded systemsEntropyGeneral purpose computersUbiquitous computingVideo conferencingWireless sensor networksApplication specific instruction set processorComputation inefficiencyEntropy codingGeneral purpose processorsImplementation costPerformance requirementsProcessor architecturesVideo codecsCodes (symbols)
제목
ASiPEC: An application specific instruction-set processor for high performance entropy coding
저자
Choi, Seung-HyunPark, NeungsooSong, Yong HoLee, Seong-Won
DOI
10.1007/978-94-017-9618-7_7
발행일
2015-03
유형
Conference Paper
저널명
Lecture Notes in Electrical Engineering
331
페이지
67 ~ 75