Hybrid 8-bit digital-to-analog converter for mobile active matrix flat panel displays using low-temperature polycrystalline silicon thin film transistors

Citations

WEB OF SCIENCE

9
Citations

SCOPUS

13

초록

To implement a compact-area 8-bit digital-to-analog convener (DAC) for system-on-panel (SoP) application, a panel DAC concept is proposed to apply a cyclic DAC to low-temperature polycrystalline silicon (LTPS) thin film transistor (TFT) driver circuits, which utilizes a pair of data lines as capacitors for the cyclic DAC. This means that a large part of the DAC circuit is implemented on the pixel area, thus saving the peripheral circuit area for the DAC. Another important impact of the proposed scheme is that we can eliminate the buffer amplifier to drive the capacitive data lines, because the analog voltage of the DAC is produced on the data line itself. However, the capacitances of two data lines should match with a 1% difference for the 8-bit cyclic DAC. The data line capacitance is basically parasitic and is fabricated by wet etching, so such tight matching is almost impossible. Therefore, the use of the hybrid DAC which combines a 6-bit resistor-string DAC and a 2-bit cyclic DAC is a more feasible approach, because the capacitance difference of up to 50% between the two data lines is allowed for the 2-bit cyclic DAC. The area increase in the 8-bit hybrid DAC is limited to 21% compared with that in the 6-bit resistor-string DAC, and the power consumption is about 13.3 mW for a 2-in. quarter video graphic array (qVGA) active matrix organic light emitting diode (AMOLED) panel.

키워드

DACdriver circuitactive matrix displaypoly-si TFT
제목
Hybrid 8-bit digital-to-analog converter for mobile active matrix flat panel displays using low-temperature polycrystalline silicon thin film transistors
저자
Byun, Chun WonChoi, Byong Deok
DOI
10.1143/JJAP.46.1380
발행일
2007-03
유형
Article; Proceedings Paper
저널명
Japanese Journal of Applied Physics
46
3B
페이지
1380 ~ 1386